

How effective are Thermal Vias?

- Less than you think ⁻¹

Summary

For six assembly layouts, the temperature of the central component is calculated numerically using 3-dimensional circuit board models. The calculation results sometimes with and sometimes without heat vias rarely differ by more than **10%**. Six examples are not proof, but strong evidence.

Content

Introduction	2
1. GaNSystems GS61008P-EVBHF	3
Data	3
Model	5
Calculation Results	6
With Pad Vias	7
Without Thermal Pad Vias	8
2. STMicroelectronics AEK-AUD-D903V1	9
Data	9
Model	10
Calculation results	11
With 20 slug vias	11
Without slug vias	12
With 80 slug vias	13
With 14 slug vias	14
3. Analog DC2387A	15
Data	15
Model	16
Calculation results	18
Original vias	18
With thermal vias	18
4. Microchip EVB-USB5806	19
Data	19
Model	20
Calculation results	21
Original vias	21
Without slug vias	21
5. MiniPC	22
Data	22
Modell	23
Calculation results	23
Original BGA vias	23
Without BGA vias	24
6. Intersil ISL8340	24
Daten	25
Modell	25
Calculation results	27
Original Viafeld	27
Without any via	28
References	28

¹ Text translated with the help of Google Translate

Introduction

It is generally believed that copper-plated holes underneath a heating component are helpful for heat dissipation, i.e. cooling. Is it really like that? Is it always like that? After all, there are additional paths for the heat flow from the component to the colder environment

- Direct heat emission from the assembly side to the environment via convection and radiation
- Heat spreading (conduction) within the circuit board into colder areas
- Heat dissipation from the opposite side of the component to the environment

Depending on the layout, number of layers and the arrangement of other heat sources, one or another mechanism can be suppressed and therefore minimized. For example, there is no heat spreading if the assembly is the same temperature everywhere because there are many identical components. On the other hand, heat spreading could be increased by placing a GND layer directly below the main heat source to absorb the heat and transport it away to colder edge areas [1].

Thermal vias are holes that are not necessary for the electronic function, but are intended to carry heat away from the component. I always maintain that thermal vias only make sense if the hole is connected to a heatsink². Then the question arises as to whether you really need extra vias, whether you should fill them, or whether the heat sink alone does a lot of additional cooling work. This will not be examined here.

Someone with many years of experience could possibly be able to preview a design to see whether additional holes (without heat sink) would provide an additional cooling effect. Rth formulas [2] or curves in AppNotes [3] are usually only estimates for the design of a via field because the formulas rarely fit your application or the circuit board used is not representative of your specific heat dissipation task. What cannot be reflected in formulas is the special layout or the so-called heat spreading resistance. Heat always flows away in the prepregs and through the layers of the component anyway. How much heat flow can remain for the vias?

It is not possible to give generally valid recipes; the variety of designs and variants is too great. In this article I choose the empirical route using example calculations based on publicly available evaluation boards from semiconductor manufacturers. But even these assembly designs are in some respects academic and not practical. My tool for the subsequent investigations is numerical calculation of the temperature field using the **TRM** software from ADAM-Research, which combines layers, layout and drilled holes into a three-dimensional thermal model [4].

I will calculate six designs from the internet, once with vias and once without. If the temperature is roughly the same in both versions, then the vias are ineffective.

Table 1 summarizes the calculation results. The temperature values are given relative to an ambient temperature of 25 °C.

² Circuit board, component, vias with heat sinks are the only scenario in which you can get an approximately usable result using a pocket calculator [5].

Table 1. Summary $T - T_{\text{ambient}}$


Board Assembly	P_{diss}	With Pad Vias	Without Pad Vias	Comment
GS61008P-EVBHF	2 x 2.5 W	89 K	99 K	Footprint cooling, thermal pad
AEK-AUD-D903V1	5 W	110 K	120 K	Footprint cooling. Slug-down. 20 Vias
		105 K		80 slug vias
		115 K		14 slug vias
DC2387A	7.3 W	85 K	-	BGA signal vias
		80 K	-	plus recommended thermal vias
EVB-USB5806	5 W	95 K	105 K	Footprint slug
MiniPC	30 W	100 K	120 K	BGA vias
ISL8340	8 W	84 K	88 K	Lowest via effectivity





From Table 1 you can see that there is rarely effective heat dissipation through vias on the evaluation boards. The effect is **around 10%**. Because the final temperature is approximately proportional to the power, the temperature gain due to vias is greater with high power dissipation than with low power. For example, with the second board at 1 W the difference dwindles to $10 \text{ K} / 5 = 2 \text{ K}$.

1. GaNSystems GS61008P-EVBHF

Data


The component is designed to be cooled by the circuit board. Quote from the data sheet: *“The substrate is internally connected to the thermal pad on the bottom-side of the package. The source pad must be electrically connected to the thermal pad for optimal performance. The transistor is designed to be cooled using the printed circuit board. The Drain pad is not as thermally conductive as the thermal pad. However, adding more copper under this pad will improve thermal performance by reducing the package temperature.”*


View	
Source	https://gansystems.com/evaluation-boards/g61008p-evbhf/

Size	76 mm x 80 mm																																																																																																				
Component	Q1, Q2. MOSFET, N-CH, 60V, 50A, TDSO-8 GaN Systems. <i>Thermal pad</i>																																																																																																				
Data sheet	<p>GS61008P-DS-Rev-200402.pdf</p> <p>Recommended PCB Footprint</p>  <p>Pad sizes</p> <table border="1"> <thead> <tr> <th></th> <th colspan="2">mm</th> <th colspan="2">Inches</th> </tr> <tr> <th></th> <th>X (width)</th> <th>Y (height)</th> <th>X (width)</th> <th>Y (height)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.70</td> <td>0.50</td> <td>0.264</td> <td>0.020</td> </tr> <tr> <td>B</td> <td>0.50</td> <td>0.50</td> <td>0.020</td> <td>0.020</td> </tr> <tr> <td>C</td> <td>6.20</td> <td>2.04</td> <td>0.244</td> <td>0.080</td> </tr> </tbody> </table> <p>Dimensions</p> <table border="1"> <thead> <tr> <th></th> <th>mm</th> <th>Inches</th> </tr> </thead> <tbody> <tr> <td>d</td> <td>1.97</td> <td>0.078</td> </tr> <tr> <td>e</td> <td>0.50</td> <td>0.024</td> </tr> <tr> <td>f</td> <td>3.45</td> <td>0.136</td> </tr> <tr> <td>g</td> <td>0.77</td> <td>0.030</td> </tr> <tr> <td>h</td> <td>0.43</td> <td>0.017</td> </tr> </tbody> </table> <p>NOTE: Thermal pad (Pad 5) must be connected to Source (Pad 4)</p> <p>Package Dimensions</p>  <table border="1"> <thead> <tr> <th></th> <th>mm</th> <th>Inches*</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>7.35</td> <td>0.291</td> </tr> <tr> <td>A1</td> <td>0.43</td> <td>0.017</td> </tr> <tr> <td>A2</td> <td>0.18</td> <td>0.003</td> </tr> <tr> <td>A3</td> <td>7.75</td> <td>0.305</td> </tr> <tr> <td>B</td> <td>4.59</td> <td>0.181</td> </tr> <tr> <td>B1</td> <td>0.08</td> <td>0.003</td> </tr> <tr> <td>B2</td> <td>1.14</td> <td>0.045</td> </tr> <tr> <td>B3</td> <td>3.70</td> <td>0.146</td> </tr> <tr> <td>B4</td> <td>3.75</td> <td>0.148</td> </tr> <tr> <td>C</td> <td>0.51</td> <td>0.020</td> </tr> <tr> <td>C1</td> <td>0.59</td> <td>0.023</td> </tr> <tr> <td>C2</td> <td>0.11</td> <td>0.004</td> </tr> <tr> <td>D1</td> <td>0.70</td> <td>0.028</td> </tr> <tr> <td>D2</td> <td>1.35</td> <td>0.053</td> </tr> <tr> <td>G1</td> <td>0.50</td> <td>0.020</td> </tr> <tr> <td>G2</td> <td>1.60</td> <td>0.063</td> </tr> <tr> <td>T1</td> <td>0.20</td> <td>0.008</td> </tr> <tr> <td>T2</td> <td>2.04</td> <td>0.080</td> </tr> </tbody> </table> <p>Surface Finish: ENIG Ni: 4.5 um +/- 1.5 um Au: 0.09 um +/- 0.03 um</p> <p>* Inch measurements are approximate values</p> <p>- 7.55 mm x 4.6 mm - Drain-to-Source On Resistance $R_{DS(on)}$ 17.5 mΩ @ $V_{GS} = 6$ V, $T_J = 150$ °C, $I_{DS} = 27$ A</p>		mm		Inches			X (width)	Y (height)	X (width)	Y (height)	A	6.70	0.50	0.264	0.020	B	0.50	0.50	0.020	0.020	C	6.20	2.04	0.244	0.080		mm	Inches	d	1.97	0.078	e	0.50	0.024	f	3.45	0.136	g	0.77	0.030	h	0.43	0.017		mm	Inches*	A	7.35	0.291	A1	0.43	0.017	A2	0.18	0.003	A3	7.75	0.305	B	4.59	0.181	B1	0.08	0.003	B2	1.14	0.045	B3	3.70	0.146	B4	3.75	0.148	C	0.51	0.020	C1	0.59	0.023	C2	0.11	0.004	D1	0.70	0.028	D2	1.35	0.053	G1	0.50	0.020	G2	1.60	0.063	T1	0.20	0.008	T2	2.04	0.080
	mm		Inches																																																																																																		
	X (width)	Y (height)	X (width)	Y (height)																																																																																																	
A	6.70	0.50	0.264	0.020																																																																																																	
B	0.50	0.50	0.020	0.020																																																																																																	
C	6.20	2.04	0.244	0.080																																																																																																	
	mm	Inches																																																																																																			
d	1.97	0.078																																																																																																			
e	0.50	0.024																																																																																																			
f	3.45	0.136																																																																																																			
g	0.77	0.030																																																																																																			
h	0.43	0.017																																																																																																			
	mm	Inches*																																																																																																			
A	7.35	0.291																																																																																																			
A1	0.43	0.017																																																																																																			
A2	0.18	0.003																																																																																																			
A3	7.75	0.305																																																																																																			
B	4.59	0.181																																																																																																			
B1	0.08	0.003																																																																																																			
B2	1.14	0.045																																																																																																			
B3	3.70	0.146																																																																																																			
B4	3.75	0.148																																																																																																			
C	0.51	0.020																																																																																																			
C1	0.59	0.023																																																																																																			
C2	0.11	0.004																																																																																																			
D1	0.70	0.028																																																																																																			
D2	1.35	0.053																																																																																																			
G1	0.50	0.020																																																																																																			
G2	1.60	0.063																																																																																																			
T1	0.20	0.008																																																																																																			
T2	2.04	0.080																																																																																																			
Layers	 <p>LAYER 1 (TOP SIDE 0.0508mm/.002") FR406 .355mm (.014") CORE LAYER 2 (GND PLANE 0.0508mm/.002") FR406 OR EQUIV. A/R LAYER 3 (GND PLANE 0.0508mm/.002") FR406 .355mm (.014") CORE LAYER 4 (BOTTOM SIDE 0.0508mm/.002")</p> <p>1.57mm (.062") +/- 10%</p>																																																																																																				
Thermal Vias	40 + 40																																																																																																				
Experiment	<p>GS61008P-EVBHF-Technical-Manual-Rev-200526.pdf</p> <p>No heat sinking, at room temperature: $V_{IN} = 48$V, $V_{OUT} = 12$V, $I_{OUT} = 12$A $f_{sw} = 1$ MHz</p> <p>Figure 10 - GS61008P-EVBHF Evaluation Board ($T_{3MAX} = 115.3$°C)</p>  <p>GS61008P-EVBHF Rev. 200526 © 2020 GaN Systems Inc. www.gansystems.com</p> <p>Q1≈115 °C, Q2 ≈ 95...100 °C</p>																																																																																																				

Model

The data set RSL10-002GEVB_GERBER.ZIP only contains Gerber and drill files. There is no placement file included. Therefore, the position of the components is estimated. The power loss value used for the thermal image is also not exactly known and should be between 2.5 W and 2.8 W per Q.



<p>Heat sources and via fields. 40 thermal vias are connected to the heat slug of the component</p>	 <p>Assumed position of GaN packages (grey). The vias are also shown.</p>
<p>Power loss</p>	<ul style="list-style-type: none"> - (Efficiency 96% $V_{OUT}=12V$, $I_{OUT}=12 A \rightarrow P \approx 0.04 \cdot (12 V \cdot 12 A) \approx 5.7 W @ Q1 + Q2$) - $R_{dsON} \approx 17 m\Omega$, $I_{OUT} = 12 A \rightarrow P_{diss} \approx 0.017 \cdot 12^2 \approx 2.5 W$ each Q1 and Q2
<p>Environment</p>	<p>25 °C, natural convection ('still air') and radiation</p>


Calculation Results

The model contains approx. 4.2 million temperature nodes with a horizontal resolution of 0.1 mm. The calculation takes only a few seconds. The results for all layers and prepregs are available as pictures and tables.


Q1 and Q2 have different cooling conditions. Q1 is firstly located in a narrowed copper geometry in L1 (horizontal color edge with a sharp transition from yellow to light blue between VIN and RETURN) and secondly above copper holes = FR4 islands in L2, L3 and L4. The reason for the copper holes is unknown to us. Hence Q1 is warmer than Q2. The difference in temperature can also be seen in the other layers immediately below Q1 and Q2.

Experience from other previous projects shows that the calculated component temperatures with the thermal camera within proximately 5% if the power loss is given correctly. Additional uncertainties include the thermal conductivity of the prepregs, the actual thicknesses of layers and prepregs and the internal structure of the components.

With Pad Vias



Without Thermal Pad Vias



In this design, the pad vias have a moderate influence on temperature. This can be seen in the temperature of L1. For Q1 the gain from the thermal vias corresponds to approx. 99 K/89 K \approx 10%. Q2 has a better ratio because there are no copper voids in the inner layers underneath.



Table 2. Relative max. temperature above ambient in L1

<i>GS61008P-EVBHF</i>	Q1 ΔT (K)	Q2 ΔT (K)
Experiment	\approx 90	\approx 75
TRM with Pad Vias	\approx 89	\approx 80
TRM without Pad Vias	\approx 99	\approx 90

2. STMicroelectronics AEK-AUD-D903V1

Quote from the data sheet *“This system is required by new vehicles to alert pedestrians of the presence of electric powered vehicles that are generating much less noise. Warning sounds may be driver triggered (like a horn) or automatic mimicking engine sounds. From 2021 according to government regulations, the vehicle must make a continuous noise level of at least 56 dBA (within 2 meters) if the car is going 20 km/h (12 mph) or slower, and a maximum of 75 dBA. The FDA903D amplifier comes in a PowerSSO-36 slug-down package and features a configurable power limiting function, high-speed I²C and legacy mode interfaces, and an internal finite state machine.”*


Data


View	 <p>Features</p> <ul style="list-style-type: none"> • With FDA903D class D automotive grade audio amp • Mono channel up to 45 W • Supports audio stream via I²S interface • Configurable through dedicated I²C bus • Dedicated DC diagnostic interrupt pin to signal faults • Dedicated hardware MUTE pin
Source	<p>https://www.st.com/en/evaluation-tools/aek-aud-d903v1.html https://www.st.com/resource/en/data_brief/aek-aud-d903v1.pdf</p>
Size	79 mm x 52 mm
Component	U1 FDA903D-EHT PSSO-36 1/10W ±5% 1 x 45 W class D digital input automotive power amplifier
Data sheet	<p>https://www.st.com/en/automotive-infotainment-and-telematics/fda903d.html https://www.st.com/resource/en/datasheet/fda903d.pdf</p>  <p>- 7.5 mm x 10.3 mm</p>
Layers	<p>Not specified Assumption: https://www.st.com/resource/en/application_note/an5407-how-to-optimize-the-rf-board-layout-for-stm32wl5xex-mcus-stmicroelectronics.pdf</p>

	<ul style="list-style-type: none"> Case 3: typical stack-up for BGA package with PCB total thickness = 1.60 mm Consider the configuration detailed in the table below. <p style="text-align: center;">Table 15. Case 3: PCB total thickness = 1.60 mm</p> <table border="1"> <thead> <tr> <th colspan="4">Dielectric materials</th> <th colspan="2">Metal layers</th> </tr> <tr> <th>Element</th> <th>Material</th> <th>Nominal thickness h_x (μm)</th> <th>ϵ_r</th> <th>Layer</th> <th>Nominal thickness t (μm)</th> </tr> </thead> <tbody> <tr> <td>Solder mask (h_3)</td> <td>solder resist</td> <td>20</td> <td>3.5</td> <td>Top</td> <td>35</td> </tr> <tr> <td>Prepreg 1 (h_1)</td> <td>1 x 1080</td> <td>76</td> <td>4.18</td> <td>Middle 1 and 2</td> <td>35</td> </tr> <tr> <td>Core (h_2)</td> <td>7 x 7628</td> <td>1268</td> <td>4.74</td> <td>Bottom</td> <td>35</td> </tr> </tbody> </table>	Dielectric materials				Metal layers		Element	Material	Nominal thickness h_x (μm)	ϵ_r	Layer	Nominal thickness t (μm)	Solder mask (h_3)	solder resist	20	3.5	Top	35	Prepreg 1 (h_1)	1 x 1080	76	4.18	Middle 1 and 2	35	Core (h_2)	7 x 7628	1268	4.74	Bottom	35
Dielectric materials				Metal layers																											
Element	Material	Nominal thickness h_x (μm)	ϵ_r	Layer	Nominal thickness t (μm)																										
Solder mask (h_3)	solder resist	20	3.5	Top	35																										
Prepreg 1 (h_1)	1 x 1080	76	4.18	Middle 1 and 2	35																										
Core (h_2)	7 x 7628	1268	4.74	Bottom	35																										
Thermal Vias	20																														
Experiments	<p style="text-align: center;">Table 4. Thermal data - PowerSSO36 slug-down package</p> <table border="1"> <thead> <tr> <th>Symbol</th> <th>Parameter</th> <th>Value</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>$R_{th\ j-a-2s}$</td> <td>Thermal resistance junction-to-ambient (2s board)</td> <td>56</td> <td>$^{\circ}\text{C/W}$</td> </tr> <tr> <td>$R_{th\ j-a-2s2p}$</td> <td>Thermal resistance junction-to-ambient (2s2p board)</td> <td>31</td> <td>$^{\circ}\text{C/W}$</td> </tr> <tr> <td>$R_{th\ j-a-2s2pv}$</td> <td>Thermal resistance junction-to-ambient (2s2p+vias)</td> <td>26</td> <td>$^{\circ}\text{C/W}$</td> </tr> </tbody> </table>	Symbol	Parameter	Value	Unit	$R_{th\ j-a-2s}$	Thermal resistance junction-to-ambient (2s board)	56	$^{\circ}\text{C/W}$	$R_{th\ j-a-2s2p}$	Thermal resistance junction-to-ambient (2s2p board)	31	$^{\circ}\text{C/W}$	$R_{th\ j-a-2s2pv}$	Thermal resistance junction-to-ambient (2s2p+vias)	26	$^{\circ}\text{C/W}$														
Symbol	Parameter	Value	Unit																												
$R_{th\ j-a-2s}$	Thermal resistance junction-to-ambient (2s board)	56	$^{\circ}\text{C/W}$																												
$R_{th\ j-a-2s2p}$	Thermal resistance junction-to-ambient (2s2p board)	31	$^{\circ}\text{C/W}$																												
$R_{th\ j-a-2s2pv}$	Thermal resistance junction-to-ambient (2s2p+vias)	26	$^{\circ}\text{C/W}$																												

Model

The data set `ae-k-aud-d903v1_gerber.zip` contains Gerber- and drill files only (https://www.st.com/resource/en/board_manufacturing_specification/ae-k-aud-d903v1_gerber.zip). I set the power loss for the calculation to 5 W.


Layer stack	<table border="1"> <thead> <tr> <th>Name</th> <th>Type</th> <th>File</th> <th>View</th> <th>FR4 white</th> <th>Thick (um)</th> <th>Conductor</th> <th>Dielectric</th> <th>Expose</th> <th>Color</th> </tr> </thead> <tbody> <tr> <td>Silk</td> <td>ger</td> <td>AEK-AUD-D903V1-Rev_3.1.GTO</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>1</td> <td>FR4\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td>Black</td> </tr> <tr> <td>L1</td> <td>ger</td> <td>AEK-AUD-D903V1-Rev_3.1.GTL</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>35</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td>Pink</td> </tr> <tr> <td>pre1</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>80</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>L2</td> <td>ger</td> <td>AEK-AUD-D903V1-Rev_3.1.G1</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>35</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td>Light Blue</td> </tr> <tr> <td>pre2</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>1270</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>L3</td> <td>ger</td> <td>AEK-AUD-D903V1-Rev_3.1.G2</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>35</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td>Light Green</td> </tr> <tr> <td>pre3</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>80</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>L4</td> <td>ger</td> <td>AEK-AUD-D903V1-Rev_3.1.GBL</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>35</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td>Brown</td> </tr> </tbody> </table>	Name	Type	File	View	FR4 white	Thick (um)	Conductor	Dielectric	Expose	Color	Silk	ger	AEK-AUD-D903V1-Rev_3.1.GTO	View	<input checked="" type="checkbox"/>	1	FR4\$TRM	FR4\$TRM	Expose	Black	L1	ger	AEK-AUD-D903V1-Rev_3.1.GTL	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose	Pink	pre1	pre		View	<input checked="" type="checkbox"/>	80	Cu\$TRM	FR4\$TRM			L2	ger	AEK-AUD-D903V1-Rev_3.1.G1	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose	Light Blue	pre2	pre		View	<input checked="" type="checkbox"/>	1270	Cu\$TRM	FR4\$TRM			L3	ger	AEK-AUD-D903V1-Rev_3.1.G2	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose	Light Green	pre3	pre		View	<input checked="" type="checkbox"/>	80	Cu\$TRM	FR4\$TRM			L4	ger	AEK-AUD-D903V1-Rev_3.1.GBL	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose	Brown
Name	Type	File	View	FR4 white	Thick (um)	Conductor	Dielectric	Expose	Color																																																																																		
Silk	ger	AEK-AUD-D903V1-Rev_3.1.GTO	View	<input checked="" type="checkbox"/>	1	FR4\$TRM	FR4\$TRM	Expose	Black																																																																																		
L1	ger	AEK-AUD-D903V1-Rev_3.1.GTL	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose	Pink																																																																																		
pre1	pre		View	<input checked="" type="checkbox"/>	80	Cu\$TRM	FR4\$TRM																																																																																				
L2	ger	AEK-AUD-D903V1-Rev_3.1.G1	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose	Light Blue																																																																																		
pre2	pre		View	<input checked="" type="checkbox"/>	1270	Cu\$TRM	FR4\$TRM																																																																																				
L3	ger	AEK-AUD-D903V1-Rev_3.1.G2	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose	Light Green																																																																																		
pre3	pre		View	<input checked="" type="checkbox"/>	80	Cu\$TRM	FR4\$TRM																																																																																				
L4	ger	AEK-AUD-D903V1-Rev_3.1.GBL	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose	Brown																																																																																		
Layers 1 to 4 U2 is within the ellipse.																																																																																											


<p>Heat source and via field. 20 heat slug vias.</p> <p>Diameter 0.3 mm, spacing 1.2 mm, plating 20 micron</p>	 <p>In L2 and L3, thermal vias are not connected to copper</p>
<p>Assumption heating power U1</p>	<p>Fictional. Same heating per area as the GaN modell (0.0725 W/mm²) → P_{diss} ≈ 5 W</p>
<p>Ambient</p>	<p>25 °C, still air + radiation</p>

Calculation results

The model contains approximately 2.9 million temperature nodes at a horizontal resolution of 0.1 mm. U1 is hotter than in the GaN model for the same power per mm². The extent to which the prepregs' thicknesses have influence should not be examined here.


With 20 heat slug vias


<p>Temperature L1</p> <p>133 °C</p> <p>20 thermal slug vias</p> <p>Position of the component indicated by dashed lines</p>	 <p>L1</p>
--	--



The mean component temperature is about. 133 °C. This results in $R_{\theta \text{ surf-ambient}} \approx (133-25) \text{ K}/5 \text{ W} \approx 20 \text{ K/W}$.

Without heat slug vias







The through-plane temperature difference at 40 K is much steeper without vias. The top layer gets hotter, the bottom layer gets colder because the temperature equalization by vias is missing.

With 80 heat slug vias

I increase the number of vias from 20 to 80 while maintaining the same diameters and plating. Distance now 0.6 mm.







The more vias, the greater the vertical effective thermal conductivity of the vias area. If the vias ended on a good heatsink, that would result in better (but not necessarily proportional) cooling. In this case, the heat absorptive capacity of the top and bottom layers appears to be exhausted. Heat spreading on top layer is geometrically interrupted by the fiberized conductor tracks and the insulations between.

With 14 heat slug vias

Inside the original via field, the temperature (in steady state) is roughly evenly distributed. Where there is no temperature difference, no heat can flow. Let's check whether just the edge vias might be sufficient.










3. Analog DC2387A

To what extent do vias under a BGA contribute to cooling and what are the benefits of additional thermal vias?

Quoting from documentation: *“Demonstration circuit 2387A features the LTM®8071 μModule® regulator, a high performance, high efficiency Silent Switcher® step-down regulator. The LTM8071 is a complete DC/DC point-of-load regulator in a thermally enhanced 11.25mm × 9mm × 3.32mm BGA package.”*


















Data

<p>View</p>	
<p>Source</p>	<p>https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/dc2387a.html#eb-documentation</p>
<p>Size</p>	<p>76 mm x 76 mm</p>
<p>Component</p>	<p>https://www.analog.com/media/en/technical-documentation/data-sheets/ltm8071.pdf 11.25mm × 9mm × 3.32mm BGA package</p>

	<p style="text-align: center;">TOP VIEW</p>  <p style="text-align: center;">BGA PACKAGE 80-LEAD (11.25mm × 9mm × 3.32mm)</p> <p>$T_{JMAX} = 125^{\circ}\text{C}$, $\theta_{JA} = 18^{\circ}\text{C/W}$, $\theta_{JCbottom} = 3.4^{\circ}\text{C/W}$, $\theta_{JCtop} = 8.4^{\circ}\text{C/W}$, $\theta_{JB} = 2.8^{\circ}\text{C/W}$, WEIGHT = 1.0g θ VALUES DETERMINED PER JESD 51-9, 51-12</p>  <p style="text-align: center;">● THERMAL/GND VIAS</p>
<p>Layer stack</p>	<p style="text-align: center;">LAYER STRUCTURE</p> 
<p>Experiment P_{diss} not known</p>	<p>DC2387A.pdf https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/dc2387a.html#eb-documentation No heat sinking, at room temperature</p>  <p style="text-align: center;">Figure 6. Measured Thermal Capture at 48V_{IN}, 5A_{OUT} at 25°C Ambient with No Airflow</p>

Model


Gerber and drill files can be found at: <https://www.analog.com/media/en/evaluation-documentation/evaluation-design-files/DC2387A.zip>. The proposed 25 additional thermal vias are not included in the .zip file.

<p>Layer stack</p>	<table border="1"> <thead> <tr> <th>Level</th> <th>Name</th> <th>Type</th> <th>File</th> <th>View</th> <th>FR4 white</th> <th>Thick (um)</th> <th>Conductor</th> <th>Dielectric</th> <th>Expose</th> <th>Color</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Silk</td> <td>ger</td> <td>TS.pho</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>1</td> <td>FR4\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> <tr> <td>2</td> <td>L1</td> <td>ger</td> <td>L1.pho</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>70</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> <tr> <td>3</td> <td>pre1</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>90</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>4</td> <td>L2</td> <td>ger</td> <td>L2.pho</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>35</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> <tr> <td>5</td> <td>core</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>1210</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>6</td> <td>L3</td> <td>ger</td> <td>L3.pho</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>35</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> <tr> <td>7</td> <td>pre3</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>90</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>8</td> <td>L4</td> <td>ger</td> <td>L4.pho</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>70</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> </tbody> </table>	Level	Name	Type	File	View	FR4 white	Thick (um)	Conductor	Dielectric	Expose	Color	1	Silk	ger	TS.pho	View	<input checked="" type="checkbox"/>	1	FR4\$TRM	FR4\$TRM	Expose		2	L1	ger	L1.pho	View	<input checked="" type="checkbox"/>	70	Cu\$TRM	FR4\$TRM	Expose		3	pre1	pre		View	<input checked="" type="checkbox"/>	90	Cu\$TRM	FR4\$TRM			4	L2	ger	L2.pho	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose		5	core	pre		View	<input checked="" type="checkbox"/>	1210	Cu\$TRM	FR4\$TRM			6	L3	ger	L3.pho	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose		7	pre3	pre		View	<input checked="" type="checkbox"/>	90	Cu\$TRM	FR4\$TRM			8	L4	ger	L4.pho	View	<input checked="" type="checkbox"/>	70	Cu\$TRM	FR4\$TRM	Expose	
Level	Name	Type	File	View	FR4 white	Thick (um)	Conductor	Dielectric	Expose	Color																																																																																										
1	Silk	ger	TS.pho	View	<input checked="" type="checkbox"/>	1	FR4\$TRM	FR4\$TRM	Expose																																																																																											
2	L1	ger	L1.pho	View	<input checked="" type="checkbox"/>	70	Cu\$TRM	FR4\$TRM	Expose																																																																																											
3	pre1	pre		View	<input checked="" type="checkbox"/>	90	Cu\$TRM	FR4\$TRM																																																																																												
4	L2	ger	L2.pho	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose																																																																																											
5	core	pre		View	<input checked="" type="checkbox"/>	1210	Cu\$TRM	FR4\$TRM																																																																																												
6	L3	ger	L3.pho	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	Expose																																																																																											
7	pre3	pre		View	<input checked="" type="checkbox"/>	90	Cu\$TRM	FR4\$TRM																																																																																												
8	L4	ger	L4.pho	View	<input checked="" type="checkbox"/>	70	Cu\$TRM	FR4\$TRM	Expose																																																																																											
<p>Layers 1 to 4</p>																																																																																																				
<p>Heat source and via field</p> <p>Vias are connected to copper in all layers</p> <p>Diameter 0.125 mm, spacing 1.0 mm, plating 20 micron</p>																																																																																																				
<p>Assumed heating power U1</p>	<p>Fictional. Same heat per area as in GaN model (0.0725 W/mm²) → P_{diss} ≈ 7.3 W (!)</p>																																																																																																			
<p>Ambient</p>	<p>25 °C, still air + radiation</p>																																																																																																			

Calculation results



The model contains approximately 4.6 million temperature nodes at a horizontal resolution of 0.1 mm. Because there are few interruptions in the layers, the heat spread works very well.

Original vias



With thermal vias


The extra thermal vias shown in the data sheet are not included in the drill file and are added manually. Diameter 0.254 mm, like the majority of the other holes.

<p>Additional 26 recommended thermal vias</p>	
<p>Temperature L1 with thermal vias</p> <p>106 °C vs. 110 °C in the centre</p> <p>The extra profit is not convincing.</p>	

4. Microchip EVB-USB5806

The evaluation boards examined so far have been characterized by generous heat spreading. Although high heat losses are not to be expected with this board, the shape of the signals under and around U1 is interesting enough to investigate.


















Data

<p>View</p>		<h3>USB5806 USB3.2 GEN1 6-P</h3> <ul style="list-style-type: none"> • Microchip's FlexConnect, PortSwap, PHYBoost™, and VariSense™ technologies • USB5806 in a 100-pin QFN RoHS compliant package • USB 3.2 Gen 1 compliant (SS, HS, FS, and LS operation) • USB pins are 5 V tolerant • Self powered operation • Six downstream USB 2.0 / USB 3.2 Gen 1 ports
<p>Source</p>	<p>https://www.microchip.com/en-us/development-tool/evb-usb5806</p>	
<p>Size</p>	<p>127 mm x 76 mm</p>	
<p>Component</p>	<p>U1 IC, USB58xx, USB59xx, 7 Port USB 3.1 Gen1 Hub, QFN100 Microchip Technology</p>	

Layer stack	<table border="1"> <thead> <tr> <th>Name</th> <th>Material</th> <th>Type</th> <th>Weight</th> <th>Thickness</th> </tr> </thead> <tbody> <tr> <td>Top Overlay</td> <td></td> <td>Overlay</td> <td></td> <td></td> </tr> <tr> <td>Top Solder</td> <td>Solder Resist</td> <td>Solder Mask</td> <td></td> <td>0.4mil</td> </tr> <tr> <td>Top Layer 1</td> <td></td> <td>Signal</td> <td>1oz</td> <td>2mil</td> </tr> <tr> <td>Dielectric1</td> <td>370HR(1ply 1...</td> <td>Prepreg</td> <td></td> <td>4.3mil</td> </tr> <tr> <td>Inner Layer 2</td> <td></td> <td>Plane</td> <td>1oz</td> <td>1.4mil</td> </tr> <tr> <td>Dielectric 2</td> <td>370HR</td> <td>Core</td> <td></td> <td>47mil</td> </tr> <tr> <td>Inner Layer 3</td> <td></td> <td>Plane</td> <td>1oz</td> <td>1.4mil</td> </tr> <tr> <td>Dielectric 3</td> <td>370HR(1ply 1...</td> <td>Prepreg</td> <td></td> <td>4.3mil</td> </tr> <tr> <td>Bottom Layer 4</td> <td></td> <td>Signal</td> <td>1oz</td> <td>2mil</td> </tr> </tbody> </table>						Name	Material	Type	Weight	Thickness	Top Overlay		Overlay			Top Solder	Solder Resist	Solder Mask		0.4mil	Top Layer 1		Signal	1oz	2mil	Dielectric1	370HR(1ply 1...	Prepreg		4.3mil	Inner Layer 2		Plane	1oz	1.4mil	Dielectric 2	370HR	Core		47mil	Inner Layer 3		Plane	1oz	1.4mil	Dielectric 3	370HR(1ply 1...	Prepreg		4.3mil	Bottom Layer 4		Signal	1oz	2mil
	Name	Material	Type	Weight	Thickness																																																			
	Top Overlay		Overlay																																																					
	Top Solder	Solder Resist	Solder Mask		0.4mil																																																			
	Top Layer 1		Signal	1oz	2mil																																																			
	Dielectric1	370HR(1ply 1...	Prepreg		4.3mil																																																			
	Inner Layer 2		Plane	1oz	1.4mil																																																			
	Dielectric 2	370HR	Core		47mil																																																			
	Inner Layer 3		Plane	1oz	1.4mil																																																			
	Dielectric 3	370HR(1ply 1...	Prepreg		4.3mil																																																			
Bottom Layer 4		Signal	1oz	2mil																																																				
Thermal Vias	36																																																							

Model

Gerber and Altium files are available. Altium designs can be imported with TRM almost automatically.
https://ww1.microchip.com/downloads/en/DeviceDoc/EVB-USB580x_A-AltiumFiles.zip


Layer stack	<table border="1"> <thead> <tr> <th>Name</th> <th>Type</th> <th>File</th> <th>View</th> <th>FR4 white</th> <th>Thick (um)</th> <th>Conductor</th> <th>Dielectric</th> <th>Expose</th> <th>Color</th> </tr> </thead> <tbody> <tr> <td>Silk</td> <td>ger</td> <td>EVB-USB580x.GTO</td> <td><input type="checkbox"/></td> <td><input checked="" type="checkbox"/></td> <td>1</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> <tr> <td>Top Layer</td> <td>ger</td> <td>EVB-USB580x.GTL</td> <td><input type="checkbox"/></td> <td><input checked="" type="checkbox"/></td> <td>51</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> <tr> <td>Dielectric</td> <td>pre</td> <td></td> <td><input type="checkbox"/></td> <td><input checked="" type="checkbox"/></td> <td>109</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>Internal Plane 1</td> <td>ger</td> <td>EVB-USB580x.GP1</td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td>36</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> <tr> <td>Dielectric</td> <td>pre</td> <td></td> <td><input type="checkbox"/></td> <td><input checked="" type="checkbox"/></td> <td>1194</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>Internal Plane 2</td> <td>ger</td> <td>EVB-USB580x.GP2</td> <td><input type="checkbox"/></td> <td><input type="checkbox"/></td> <td>36</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> <tr> <td>Dielectric</td> <td>pre</td> <td></td> <td><input type="checkbox"/></td> <td><input checked="" type="checkbox"/></td> <td>109</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td></td> <td></td> </tr> <tr> <td>Bottom Layer</td> <td>ger</td> <td>EVB-USB580x.GBL</td> <td><input type="checkbox"/></td> <td><input checked="" type="checkbox"/></td> <td>51</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> <td>Expose</td> <td></td> </tr> </tbody> </table>										Name	Type	File	View	FR4 white	Thick (um)	Conductor	Dielectric	Expose	Color	Silk	ger	EVB-USB580x.GTO	<input type="checkbox"/>	<input checked="" type="checkbox"/>	1	Cu\$TRM	FR4\$TRM	Expose		Top Layer	ger	EVB-USB580x.GTL	<input type="checkbox"/>	<input checked="" type="checkbox"/>	51	Cu\$TRM	FR4\$TRM	Expose		Dielectric	pre		<input type="checkbox"/>	<input checked="" type="checkbox"/>	109	Cu\$TRM	FR4\$TRM			Internal Plane 1	ger	EVB-USB580x.GP1	<input type="checkbox"/>	<input type="checkbox"/>	36	Cu\$TRM	FR4\$TRM	Expose		Dielectric	pre		<input type="checkbox"/>	<input checked="" type="checkbox"/>	1194	Cu\$TRM	FR4\$TRM			Internal Plane 2	ger	EVB-USB580x.GP2	<input type="checkbox"/>	<input type="checkbox"/>	36	Cu\$TRM	FR4\$TRM	Expose		Dielectric	pre		<input type="checkbox"/>	<input checked="" type="checkbox"/>	109	Cu\$TRM	FR4\$TRM			Bottom Layer	ger	EVB-USB580x.GBL	<input type="checkbox"/>	<input checked="" type="checkbox"/>	51	Cu\$TRM	FR4\$TRM	Expose	
Name	Type	File	View	FR4 white	Thick (um)	Conductor	Dielectric	Expose	Color																																																																																											
Silk	ger	EVB-USB580x.GTO	<input type="checkbox"/>	<input checked="" type="checkbox"/>	1	Cu\$TRM	FR4\$TRM	Expose																																																																																												
Top Layer	ger	EVB-USB580x.GTL	<input type="checkbox"/>	<input checked="" type="checkbox"/>	51	Cu\$TRM	FR4\$TRM	Expose																																																																																												
Dielectric	pre		<input type="checkbox"/>	<input checked="" type="checkbox"/>	109	Cu\$TRM	FR4\$TRM																																																																																													
Internal Plane 1	ger	EVB-USB580x.GP1	<input type="checkbox"/>	<input type="checkbox"/>	36	Cu\$TRM	FR4\$TRM	Expose																																																																																												
Dielectric	pre		<input type="checkbox"/>	<input checked="" type="checkbox"/>	1194	Cu\$TRM	FR4\$TRM																																																																																													
Internal Plane 2	ger	EVB-USB580x.GP2	<input type="checkbox"/>	<input type="checkbox"/>	36	Cu\$TRM	FR4\$TRM	Expose																																																																																												
Dielectric	pre		<input type="checkbox"/>	<input checked="" type="checkbox"/>	109	Cu\$TRM	FR4\$TRM																																																																																													
Bottom Layer	ger	EVB-USB580x.GBL	<input type="checkbox"/>	<input checked="" type="checkbox"/>	51	Cu\$TRM	FR4\$TRM	Expose																																																																																												
Layers 1 to 4																																																																																																				
Heat source U1 and original vias	<p>Vias are contacted to copper in L1 and L2 only</p>  <p>Diameter 0.25 mm, distance 1.2 mm, plating 20 micron</p>																																																																																																			

Assumed heating power	Fictitious. 5 W to be comparable with the other models.
Ambient	25 °C, still air + radiation

Calculation results


The model contains approximately 7.7 million temperature nodes at a horizontal resolution of 0.1 mm.


Original heat slug vias



The vias on L4 are hot (113°C) because the heat fed into them by the component cannot easily escape from the anti-pads.

Without heat slug vias







5. MiniPC

The “MiniPC” is part of the demo boards of an Altium Designer® installation. What makes the board interesting are its 16 layers (!) and the large BGA with its many vias (through-holes and back-drills). It is sometimes claimed that the heat dissipation of such components should work well due to the many connections alone. The original design actually contains a matching BGA fan, which we of course don't take into account here.

Data


 <p>https://cdrdv2-public.intel.com/670810/a10_overview-683332-670810.pdf</p>	<table border="1"> <tr><td>1</td><td>1_Top</td><td></td><td>Signal</td><td>1oz</td></tr> <tr><td></td><td>Dielectric 1</td><td>TU-883</td><td>Core</td><td></td></tr> <tr><td>2</td><td>2_int1_(gnd)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 2</td><td>TU-883</td><td>Prepreg</td><td></td></tr> <tr><td>3</td><td>3_int2_(power)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 3</td><td>TU-883</td><td>Core</td><td></td></tr> <tr><td>4</td><td>4_int3_(gnd)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 4</td><td>TU-883</td><td>Prepreg</td><td></td></tr> <tr><td>5</td><td>5_int4_(sign)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 5</td><td>TU-883</td><td>Core</td><td></td></tr> <tr><td>6</td><td>6_int5_(power)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 6</td><td>TU-883</td><td>Prepreg</td><td></td></tr> <tr><td>7</td><td>7_int6_(sign)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 7</td><td>TU-883</td><td>Core</td><td></td></tr> <tr><td>8</td><td>8_int7_(power)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 8</td><td>TU-883</td><td>Prepreg</td><td></td></tr> <tr><td>9</td><td>9_int8_(gnd)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 9</td><td>TU-883</td><td>Core</td><td></td></tr> <tr><td>10</td><td>10_int9_(sign)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 10</td><td>TU-883</td><td>Prepreg</td><td></td></tr> <tr><td>11</td><td>11_int10_(gnd)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 11</td><td>TU-883</td><td>Core</td><td></td></tr> <tr><td>12</td><td>12_int11_(sign)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 12</td><td>TU-883</td><td>Prepreg</td><td></td></tr> <tr><td>13</td><td>13_int12_(gnd)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 13</td><td>TU-883</td><td>Core</td><td></td></tr> <tr><td>14</td><td>14_int13_(power)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 14</td><td>TU-883</td><td>Prepreg</td><td></td></tr> <tr><td>15</td><td>15_int14_(gnd)</td><td></td><td>Signal</td><td>1/2oz</td></tr> <tr><td></td><td>Dielectric 15</td><td>TU-883</td><td>Core</td><td></td></tr> <tr><td>16</td><td>16_Bottom</td><td></td><td>Signal</td><td>1oz</td></tr> </table>	1	1_Top		Signal	1oz		Dielectric 1	TU-883	Core		2	2_int1_(gnd)		Signal	1/2oz		Dielectric 2	TU-883	Prepreg		3	3_int2_(power)		Signal	1/2oz		Dielectric 3	TU-883	Core		4	4_int3_(gnd)		Signal	1/2oz		Dielectric 4	TU-883	Prepreg		5	5_int4_(sign)		Signal	1/2oz		Dielectric 5	TU-883	Core		6	6_int5_(power)		Signal	1/2oz		Dielectric 6	TU-883	Prepreg		7	7_int6_(sign)		Signal	1/2oz		Dielectric 7	TU-883	Core		8	8_int7_(power)		Signal	1/2oz		Dielectric 8	TU-883	Prepreg		9	9_int8_(gnd)		Signal	1/2oz		Dielectric 9	TU-883	Core		10	10_int9_(sign)		Signal	1/2oz		Dielectric 10	TU-883	Prepreg		11	11_int10_(gnd)		Signal	1/2oz		Dielectric 11	TU-883	Core		12	12_int11_(sign)		Signal	1/2oz		Dielectric 12	TU-883	Prepreg		13	13_int12_(gnd)		Signal	1/2oz		Dielectric 13	TU-883	Core		14	14_int13_(power)		Signal	1/2oz		Dielectric 14	TU-883	Prepreg		15	15_int14_(gnd)		Signal	1/2oz		Dielectric 15	TU-883	Core		16	16_Bottom		Signal	1oz
1	1_Top		Signal	1oz																																																																																																																																																								
	Dielectric 1	TU-883	Core																																																																																																																																																									
2	2_int1_(gnd)		Signal	1/2oz																																																																																																																																																								
	Dielectric 2	TU-883	Prepreg																																																																																																																																																									
3	3_int2_(power)		Signal	1/2oz																																																																																																																																																								
	Dielectric 3	TU-883	Core																																																																																																																																																									
4	4_int3_(gnd)		Signal	1/2oz																																																																																																																																																								
	Dielectric 4	TU-883	Prepreg																																																																																																																																																									
5	5_int4_(sign)		Signal	1/2oz																																																																																																																																																								
	Dielectric 5	TU-883	Core																																																																																																																																																									
6	6_int5_(power)		Signal	1/2oz																																																																																																																																																								
	Dielectric 6	TU-883	Prepreg																																																																																																																																																									
7	7_int6_(sign)		Signal	1/2oz																																																																																																																																																								
	Dielectric 7	TU-883	Core																																																																																																																																																									
8	8_int7_(power)		Signal	1/2oz																																																																																																																																																								
	Dielectric 8	TU-883	Prepreg																																																																																																																																																									
9	9_int8_(gnd)		Signal	1/2oz																																																																																																																																																								
	Dielectric 9	TU-883	Core																																																																																																																																																									
10	10_int9_(sign)		Signal	1/2oz																																																																																																																																																								
	Dielectric 10	TU-883	Prepreg																																																																																																																																																									
11	11_int10_(gnd)		Signal	1/2oz																																																																																																																																																								
	Dielectric 11	TU-883	Core																																																																																																																																																									
12	12_int11_(sign)		Signal	1/2oz																																																																																																																																																								
	Dielectric 12	TU-883	Prepreg																																																																																																																																																									
13	13_int12_(gnd)		Signal	1/2oz																																																																																																																																																								
	Dielectric 13	TU-883	Core																																																																																																																																																									
14	14_int13_(power)		Signal	1/2oz																																																																																																																																																								
	Dielectric 14	TU-883	Prepreg																																																																																																																																																									
15	15_int14_(gnd)		Signal	1/2oz																																																																																																																																																								
	Dielectric 15	TU-883	Core																																																																																																																																																									
16	16_Bottom		Signal	1oz																																																																																																																																																								
Size	175 mm x 155 mm																																																																																																																																																											


Model

View	
U1	40 mm x 40 mm
Thermal power assumed	30 W
Ambient	25 °C, still air + radiation

Calculation results


Original BGA vias





Top and bottom are about the same temperature. It indicates good thermal coupling between layers. The small boxes within the BGA contour are bottom capacitors and resistors.

Without BGA vias





In fact, it will be +20 K warmer. So the signal vias under the BGA effectively contribute to cooling.


6. Intersil ISL8340


This 4-layer board has already been described as a case study (<https://www.adam-research.de/dokumente/fallstudien-en/>). The infrared image and the simulation agree reasonably. However, the heat spreading is hindered by the type of potential separation used, which looks approximately the same in all layers. Heat vias are therefore unlikely to be effective.

Data

<p>View</p>	 <p>https://www.adam-research.de/pdfs/TRM_CaseStudy1.pdf</p>
<p>Source</p>	<p>https://www.edn.com/step-down-module-delivers-100-w-from-reduced-footprint/ „The ISL8240M is a fully encapsulated step-down switching power supply from Intersil that is capable of providing up to 100 W of output power, while occupying a 17×17-mm footprint for use in infrastructure and cloud computing hardware.”</p>
<p>Experiment 8 W 100 °C</p>	


Model

<p>View 957 PTH</p>	
------------------------------	--


<p>Layer stack</p>	<table border="1"> <thead> <tr> <th>Level ▲</th> <th>Name</th> <th>Type</th> <th>File</th> <th>View</th> <th>FR4 white?</th> <th>Thick (mu)</th> <th>Conductor</th> <th>Dielectric</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>L1</td> <td>ger</td> <td>layer1.art</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>70</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> </tr> <tr> <td>2</td> <td>pre1</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>210</td> <td></td> <td>FR4\$TRM</td> </tr> <tr> <td>3</td> <td>L2</td> <td>ger</td> <td>layer2.art</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>35</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> </tr> <tr> <td>4</td> <td>pre2</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>850</td> <td></td> <td>FR4\$TRM</td> </tr> <tr> <td>5</td> <td>L3</td> <td>ger</td> <td>layer3.art</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>35</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> </tr> <tr> <td>6</td> <td>pre3</td> <td>pre</td> <td></td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>210</td> <td></td> <td>FR4\$TRM</td> </tr> <tr> <td>7</td> <td>L4</td> <td>ger</td> <td>layer4.art</td> <td>View</td> <td><input checked="" type="checkbox"/></td> <td>70</td> <td>Cu\$TRM</td> <td>FR4\$TRM</td> </tr> </tbody> </table>	Level ▲	Name	Type	File	View	FR4 white?	Thick (mu)	Conductor	Dielectric	1	L1	ger	layer1.art	View	<input checked="" type="checkbox"/>	70	Cu\$TRM	FR4\$TRM	2	pre1	pre		View	<input checked="" type="checkbox"/>	210		FR4\$TRM	3	L2	ger	layer2.art	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	4	pre2	pre		View	<input checked="" type="checkbox"/>	850		FR4\$TRM	5	L3	ger	layer3.art	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM	6	pre3	pre		View	<input checked="" type="checkbox"/>	210		FR4\$TRM	7	L4	ger	layer4.art	View	<input checked="" type="checkbox"/>	70	Cu\$TRM	FR4\$TRM
Level ▲	Name	Type	File	View	FR4 white?	Thick (mu)	Conductor	Dielectric																																																																	
1	L1	ger	layer1.art	View	<input checked="" type="checkbox"/>	70	Cu\$TRM	FR4\$TRM																																																																	
2	pre1	pre		View	<input checked="" type="checkbox"/>	210		FR4\$TRM																																																																	
3	L2	ger	layer2.art	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM																																																																	
4	pre2	pre		View	<input checked="" type="checkbox"/>	850		FR4\$TRM																																																																	
5	L3	ger	layer3.art	View	<input checked="" type="checkbox"/>	35	Cu\$TRM	FR4\$TRM																																																																	
6	pre3	pre		View	<input checked="" type="checkbox"/>	210		FR4\$TRM																																																																	
7	L4	ger	layer4.art	View	<input checked="" type="checkbox"/>	70	Cu\$TRM	FR4\$TRM																																																																	
<p>Layers 1 to 4</p> <p>Only component surroundings are shown</p>																																																																									
<p>Assumption thermal power loss</p>	<p>8 W , as in experimental setup</p> <p>http://www.edn.com/electronics-products/electronic-product-reviews/other/4439182/Unique-Intersil-thermal-design-removes-heat-from-encapsulated--compact-50A-power-modules</p>																																																																								
<p>Ambient</p>	<p>20 °C, still air + radiation</p>																																																																								

Calculation results

Original Viafeld



Without any via



In fact, without any vias, it gets +4 K warmer only. So almost no via contribution to cooling here.

References

There are many sources and documents on the Internet about the topic of heat vias. Here just a brief selection.

- [1] "A Quick PCB Thermal Calculation for Power Electronic Devices with Exposed Pad Packages" (2017) <https://www.onsemi.com/pub/Collateral/AND9596-D.PDF>
- [2] Ellison, G.N.: *Thermal computations for electronics*. Boca Raton: CRC Press, 2011
- [3] Stout, R.: "Thermal Considerations for a 4x4 mm QFN" (2009) <https://www.onsemi.com/pub/Collateral/AND8432-D.PDF>
- [4] TRM Thermal Risk Management. <https://www.adam-research.de/en/software/>
- [5] "Understanding Thermal Analysis of RF Devices" (2023) <https://www.qorvo.com/resources/d/understanding-thermal-analysis-of-rf-devices-application-note> (with links to video and web calculator)

Contact:

Dr. Johannes Adam
ADAM-Research
Theodor-Heuss-Strasse 12
69181 Leimen, Germany
info@adam-research.de
<http://www.adam-research.com>